Friedrich-Alexander-Universität DruckenUnivisEnglish FAU-Logo
Techn. Fakultät Willkommen am Department Informatik FAU-Logo
Codesign
Lehrstuhl für Informatik 12
Sascha Roloff
Department Informatik  >  Informatik 12  >  Personal  >  Sascha Roloff

Sascha Roloff
Dipl.-Ing.

Sascha Roloff
Address:
Department of Computer Science 12
(Hardware-Software-Co-Design)
University of Erlangen-Nuremberg
Cauerstraße 11
91058 Erlangen
Germany
Phone: +49 9131 85-25155
Fax: +49 9131 85-25149
Email: sascha.roloff@fau.de

Curriculum Vitae

2005 - 2008 Information and Communication Technology, University of Erlangen-Nuremberg, Germany
2008 - 2011 Systems of Information and Multimedia Technology, University of Erlangen-Nuremberg, Germany
2011 - Researcher at the Department of Computer Science 12 (Hardware-Software-Co-Design), University of Erlangen-Nuremberg, Germany

Research Interests

Invasive Computing, http://www.invasic.de

Publications

2016
13 S. Wildermann, M. Bader, L. Bauer, M. Damschen, D. Gabriel, M. Gerndt, M. Glaß, J. Henkel, J. Paul, A. Pöppl, S. Roloff, T. Schwarzer, G. Snelting, W. Stechele, J. Teich, A. Weichslgartner and A. Zwinkau.
Invasive Computing for Timing-Predictable Stream Processing on MPSoCs.
it - Information Technology, Volume 58, No. 6, pp. 267-280, December, 2016. ©1
[doi>10.1515/itit-2016-0021]
12 J. Teich, M. Glaß, S. Roloff, W. Schröder-Preikschat, G. Snelting, A. Weichslgartner and S. Wildermann.
Language and Compilation of Parallel Programs for *-Predictable MPSoC Execution using Invasive Computing.
In Proceedings of the 10th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-16), pp. 313-320, Lyon, France, September 21-23, 2016. ©1
[doi>10.1109/MCSoC.2016.30]
11 S. Roloff, A. Pöppl, T. Schwarzer, S. Wildermann, M. Bader, M. Glaß, F. Hannig and J. Teich.
ActorX10: An Actor Library for X10.
In Proceedings of the 6th ACM SIGPLAN X10 Workshop (X10), pp. 24-29, ACM, Santa Barbara, CA, USA, June 14, 2016. ©1
[doi>10.1145/2931028.2931033]
10 S. Roloff, F. Hannig and J. Teich.
InvadeSIM: A Simulator for Heterogeneous Multi-Processor Systems-on-Chip.
Presentation at the University Booth at Design, Automation and Test in Europe (DATE), Dresden, Germany, March 14-18, 2016. ©1
2015
9 S. Roloff, S. Wildermann, F. Hannig and J. Teich.
Invasive Computing for Predictable Stream Processing: A Simulation-based Case Study.
In Proceedings of the 13th IEEE Symposium on Embedded Systems For Real-time Multimedia (ESTIMEDIA´15), IEEE, Amsterdam, The Netherlands, October 8-9, 2015. ©1
8 S. Roloff, D. Schafhauser, F. Hannig and J. Teich.
Execution-driven Parallel Simulation of PGAS Applications on Heterogeneous Tiled Architectures.
In Proceedings of the 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 44:1-44:6, ACM, San Francisco, CA, USA, June 7-11, 2015. ©3
[doi>10.1145/2744769.2744840]
2014
7 S. Roloff, F. Hannig and J. Teich.
Towards Actor-oriented Programming on PGAS-based Multicore Architectures.
In Proceedings of the first International Workshop on Multi-Objective Many-Core Design (MOMAC) in conjunction with International Conference on Architecture of Computing Systems (ARCS), pp. 1-2, Lübeck, Germany, February 25, 2014. ©1
2013
6 S. Roloff, A. Weichslgartner, J. Heißwolf, F. Hannig and J. Teich.
NoC Simulation in Heterogeneous Architectures for PGAS Programming Model.
In Proceedings of the 16th International Workshop on Software and Compilers for Embedded Systems (M-SCOPES), pp. 77-85, St. Goar, Germany, Jun. 19-21, 2013. ©1
[doi>10.1145/2463596.2463606]
2012
5 M. Gerndt, F. Hannig, A. Herkersdorf, A. Hollmann, M. Meyer, S. Roloff, J. Weidendorfer, T. Wild and A. Zaib.
An Integrated Simulation Framework for Invasive Computing.
In Proceedings of the Forum on Specification & Design Languages (FDL), pp. 185-192, Vienna, Austria, September 18-20, 2012. ©1
4 S. Roloff, F. Hannig and J. Teich.
Simulation of Resource-Aware Applications on Heterogeneous Architectures.
In Proceedings of the 8th International Summer School on Advanced Computer Architecture and Compilation for High-Performance and Embedded Systems (ACACES), pp. 127-130, Fiuggi, Italy, July 8-14, 2012. ©1
3 S. Roloff, F. Hannig and J. Teich.
Fast Architecture Evaluation of Heterogeneous MPSoCs by Host-Compiled Simulation.
In Proceedings of the 15th International Workshop on Software and Compilers for Embedded Systems (SCOPES), pp. 52-61, St. Goar, Germany, May 15-16, 2012. ©1
2 S. Roloff, F. Hannig and J. Teich.
Approximate Time Functional Simulation of Resource-Aware Programming Concepts for Heterogeneous MPSoCs.
In Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 187-192, Sydney, Australia, January 30-February 2, 2012. ©1
[doi>10.1109/ASPDAC.2012.6164943]
2011
1 F. Hannig, S. Roloff, G. Snelting, J. Teich and A. Zwinkau.
Resource-Aware Programming and Simulation of MPSoC Architectures through Extension of X10.
In Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems (SCOPES), pp. 48-55, St. Goar, Germany, June 27-28, 2011. ©1
[doi>10.1145/1988932.1988941]

Thesis

2011
2 S. Roloff.
Simulation of Resource-Aware Applications on Heterogeneous Architectures.
Master's thesis (Diplomarbeit), Department of Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg, Germany, June 2011. ©1
2010
1 S. Roloff.
Evaluierung der Programmiersprache X10 anhand von JPEG 2000.
Pre-Master's thesis (Projektarbeit), Department of Computer Science, University of Erlangen-Nuremberg, Germany, October 2010. ©1

Copyrights:
©1The documents distributed by this server have been provided by the contributing authors as a means to ensure timely dissemination of scholarly and technical work on a noncommercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.
©2©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
©3©2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
  Impressum Stand: 24 February 2015.   S.R.