


# PARO – A Design Tool for the Automatic Generation of Hardware Accelerators

Frank Hannig, Hritam Dutta, and Jürgen Teich  
 Hardware/Software Co-Design, Department of Computer Science  
 University of Erlangen-Nuremberg, Germany  
 {hannig, dutta, teich}@cs.fau.de  
 URL: <http://www12.cs.fau.de/research/paro>




## Overview

- Tool for the automated hardware synthesis of massively parallel embedded architectures
- Application domains: Video, audio, image, and other digital signal processing, scientific computing, ...
- Design entry of dataflow-intensive algorithms in form of a compact and intuitive language
- Advanced partitioning and scheduling techniques in order to balance trade-offs in cost and performance



## PARO Design Flow



### PAULA Language

- Functional programming language
- Based on class of DPLA/DPRA
- Compact description of multi-dimensional loop programs with polyhedral iteration spaces
- Reductions:  $\Sigma$ ,  $\Pi$ , max, min

Example, 2-D Gaussian window filter:

```


par (x>=0 and x <=1021 and y>=0 and y<=1021)
{ w[0,0] = 1; w[0,1] = 2; w[0,2] = 1;
  w[1,0] = 2; w[1,1] = 4; w[1,2] = 2;
  w[2,0] = 1; w[2,1] = 2; w[2,2] = 1;
  h[x,y] = SUM[i>=0 and i<=2 and j>=0 and j<=2]
    (pi[x+i,y+j] * w[i,j]);
  po[x,y] = h[x,y] >> 4; // divided by 16
}
    
```

### Localization

- Example, one-dimensional
 


```

for (i=0 to N) for (i=0 to N)
{ b[i] = a[0]; { a[i] = a[i-1] if (i > 0);
                b[i] = a[i];
            }
            }
            
```
- Example, two-dimensional



### Partitioning

- Transformation which covers the iteration space of computation using congruent tiles
- Matches an algorithms to given arch. constraints (functional resources, memory, I/O bandwidth)
- Hierarchical partitioning using parallelotopes



### Space-Time Mapping

- Assignment of iteration points to processors (allocation) and start times (scheduling)

$$\begin{pmatrix} p \\ t \end{pmatrix} = \begin{pmatrix} Q \\ \lambda \end{pmatrix} \cdot I + \begin{pmatrix} q \\ \gamma \end{pmatrix}$$

### Scheduling

- Resource constraints
- Module selection
- Functional and software pipelining
- Run-time dependent conditionals and hierarchical partitioned algorithms
- Mixed integer programming (MIP)




### Hardware Synthesis

- Generation of platform and language independent RTL description
- Synthesis steps:


1. Processor elements
2. Array interconnection structure
3. Controller

### Backend for VHDL



## Case Studies

Algorithm	No. of PEs	No. of LUTs	No. of FFs	No. of MULTs	No. of BRAMs	max. Clock (MHz)	Exec. Time (cycles)	avg. Output (cycles)
Edge Detection	1x4	2962	1455	0	4	143	7.7 · 10 <sup>3</sup>	3
- 100x100 image, partitioned	1x4	2997	1913	0	44	120	7.5 · 10 <sup>3</sup>	3
- 1000x1000 image, partitioned	1x4	2997	1913	0	44	120	7.5 · 10 <sup>3</sup>	3
Gaussian Filtering	3x3	655	1439	9	2	171	1.0 · 10 <sup>4</sup>	1
- 100x100 image, 3x3 mask	3x3	683	1463	9	2	171	1.0 · 10 <sup>4</sup>	1
- 1000x1000 image, 3x3 mask	3x3	696	1472	9	4	169	4.0 · 10 <sup>4</sup>	1
- 1000x1000 image, 5x5 mask	5x5	1538	3909	25	4	171	1.0 · 10 <sup>4</sup>	1
FIR Filter	1x4	773	834	4	0	125	71	10
- 64 Taps, partitioned	1x8	1915	1014	8	0	132	71	8
- 64 Taps, projected	1x64	5782	9089	64	0	167	68	1
Matrix Multiplication	1	204	157	1	0	131	250	6
- 6x6 matrix size, sequential	2x2	829	795	4	0	135	74	1.5
- 6x6 matrix size, projected	6x6	1888	4067	36	0	166	24	0.28
Discrete Cosine Transformation	2	1754	1152	8	1	136	94	0.65
Elliptical Wave Digital Filter	1	1169	624	1	0	94	2.5 · 10 <sup>3</sup>	1
Partial Differential Equation Solver	1	619	562	1	0	128	1.2 · 10 <sup>3</sup>	(1 result)
MPEG2 Quantizer	1	637	1190	1	0	141	222	2.95
JPEG Loop 1	1	82	79	0	0	224	63	1
JPEG Loop 2	1	570	1139	0	0	158	124	1



### Conclusions

- Good scalability of the PARO methodology
- Processor array outperforms conventional loop unrolling (10-61% higher throughput)
- Generation of highly parallelized hardware accelerators