|
|
|
|
 |
|
Curriculum Vitæ
Awards and Distinctions
Research Interests
Multi-core Architectures and Programming
Parallel Architectures (e.g. Fermi, Tesla, Tile Processor (Tilera), Cell B.E., Larrabee)
Parallel Programming Models for Multi-core Systems: OpenMP, Cilk++, Threading Building Blocks, RapidMind, OpenCL, Cell SDK, Tilera MDE, MPI
Parallel Programming Models for Many-core Systems: CUDA, OpenCL, RapidMind, PGI Accelerator, HMPP Workbench
Source-to-Source Compilation for Automatic Parallelization
Domain Specific Languages
Invasive Algorithms, Architectures, and Programming
Medical Imaging
GNU/Linux
|
Projects
| Detector Defect Correction on Graphics Processors |
2D/3D Image Registration on Multi-core and Many-core Architectures |
|
|
Open Theses
Evaluation of Intel Array Building Blocks: [deutsch][englisch]
You're interested either in parallel architectures and programming models or in automatic code generation and transformations for such architectures, but there is currently no topic available? Just write an email or drop in and we will find some interesting topic!
|
Tutorials
Education
Publications
| 2012 | 14 R. Membarth, F. Hannig, J. Teich, M. Körner and W. Eckert.
Generating Device-specific GPU Code for Local Operators in Medical Imaging.
To appear in Proceedings of the 26th IEEE International Parallel & Distributed Processing Symposium (IPDPS), Shanghai, China, May 21-25, 2012. ©3
 | 13 R. Membarth, J. Lupp, F. Hannig, J. Teich, M. Körner and W. Eckert.
Dynamic Task-Scheduling and Resource Management for GPU Accelerators in Medical Imaging.
To appear in Proceedings of the 24th International Conference on Architecture of Computing Systems (ARCS), Munich, Germany, February 28 - March 02, 2012. ©1
| | 2011 | 12 R. Membarth, A. Lokhmotov and J. Teich.
Generating GPU Code from a High-level Representation for Image Processing Kernels.
In Proceedings of the 5th Workshop on Highly Parallel Processing on a Chip (HPPC), pp. 1-10, Bordeaux, France, Aug. 30, 2011. ©1
 | 11 R. Membarth, F. Hannig, J. Teich, M. Körner and W. Eckert.
Frameworks for GPU Accelerators: A Comprehensive Evaluation using 2D/3D Image Registration.
In Proceedings of the 9th IEEE Symposium on Application Specific Processors (SASP), pp. 78-81, San Diego, CA, USA, Jun. 5-6, 2011. ©3
 | 10 R. Membarth, H. Dutta, F. Hannig and J. Teich.
Efficient Mapping of Streaming Applications for Image Processing on Graphics Cards.
Transactions on High-Performance Embedded Architectures and Compilers (Transactions on HiPEAC), 5(3), 2011. ©3
| 9 R. Membarth, F. Hannig, J. Teich, M. Körner and W. Eckert.
Frameworks for Multi-core Architectures: A Comprehensive Evaluation using 2D/3D Image Registration.
In Proceedings of the 24th International Conference on Architecture of Computing Systems (ARCS), pp. 62-73, Lake Como, Italy, February 22-25, 2011. ©1
| 8 R. Membarth, F. Hannig, J. Teich, G. Litz and H. Hornegger.
Detector Defect Correction of Medical Images on Graphics Processors.
Proceedings of the SPIE: Medical Imaging 2011: Image Processing, pp. 79624M 1-12, Lake Buena Vista, Orlando, FL, USA, Feb. 12-17, 2011. ©1
| | 2010 | 7 R. Membarth, F. Hannig, J. Teich, M. Körner and W. Eckert.
Comparison of Parallelization Frameworks for Shared Memory Multi-Core Architectures.
Proceedings of the Embedded World Conference, Nuremberg, Germany, March 03-05, 2010. ©1
| | 2009 | 6 N. Sarkar and R. Membarth.
Modeling and Simulation of IEEE 802.11g using OMNeT++.
Handbook of Research on Discrete Event Simulation Environments: Technologies and Applications, pp. 379-397, Information Science Reference, Hershey, PA, October, 2009. ©1
| 5 F. Arifin, R. Membarth, A. Amouri, F. Hannig and J. Teich.
FSM-Controlled Architectures for Linear Invasion.
Proceedings of the 17th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 59-64, Florianópolis, Brazil, October 12-14, 2009. ©2
| 4 R. Membarth, F. Hannig, H. Dutta and J. Teich.
Efficient Mapping of Multiresolution Image Filtering Algorithms on Graphics Processors.
Proceedings of the 9th International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS Workshop), pp. 277-288, Samos, Greece, July 20-23, 2009. ©1
| 3 R. Membarth, F. Hannig, H. Dutta and J. Teich.
Optimization Flow for Algorithm Mapping on Graphics Cards.
Proceedings of ACACES 2009 Poster Abstracts: Advanced Computer Architecture and Compilation for Embedded Systems, pp. 229-232, Barcelona, Spain, July 12-18, 2009. ©1
| 2 R. Membarth, P. Kutzer, H. Dutta, F. Hannig and J. Teich.
Acceleration of Multiresolution Imaging Algorithms: A Comparative Study.
Proceedings of the 20th IEEE International Conference on
Application-specific Systems, Architectures and Processors (ASAP), pp. 211-214, Boston, MA, USA, July 7-9, 2009. ©2
| | 2006 | 1 K. Köker, R. Membarth and R. German.
Performance Analyses of Embedded Real-Time Operating Systems Using High-Precision Counters.
Proceedings of the 3rd International Conference on Autonomous Robots and Agents (ICARA), pp 485-490, Palmerston North, New Zealand, 2006. ©2
|
|
Misc.
| 2012 | 2 M. Körner, W. Eckert, R. Membarth, F. Hannig and J. Teich.
Entwicklungsframeworks für Mehrkernarchitekturen und Grafikprozessoren: Evaluierung anhand eines Algorithmus zur Registrierung von 3D- mit 2D-Bilddaten.
Talk at the Conference for Parallel Programming, Concurrency, and Multi-core Systems (parallel), Karlsruhe, Germany, May 23-25, 2012. ©1
| | 2011 | 1 R. Membarth, F. Hannig, J. Teich, M. Körner and W. Eckert.
Domain-specific Computing and Code Generation for Medical Imaging.
Poster Presentation at the 2nd Programming and Tuning Massively Parallel Systems Summer School (PUMPS), Barcelona, Spain, Jul. 18-22, 2011. ©1
|
|
Thesis
| 2008 | 2 R. Membarth.
Efficient Mapping Methodology for Medical Image Processing on GPUs.
Diploma thesis (Diplomarbeit), Department of Computer Science, University of Erlangen-Nuremberg, Germany, September 2008
. ©1
| | 2006 | 1 R. Membarth.
Messung der Quality of Service (QoS)-Parameter eines embedded-Linux-Systems mit Echtzeit Erweiterung (RTAI).
Pre-Master's thesis (Studienarbeit), Department of Computer Science, University of Erlangen-Nuremberg, Germany, January 2006. ©1
|
|
Copyrights:| ©1 | The documents distributed by this server have been provided by the contributing authors as a means to ensure timely dissemination of scholarly and technical work on a noncommercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder. | | ©2 | ©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. | | ©3 | ©2010 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. |
|
|
|
|
