Friedrich-Alexander-Universität DruckenUnivisEnglish FAU-Logo
Techn. Fakultät Willkommen am Department Informatik FAU-Logo
Codesign
Lehrstuhl für Informatik 12
Martin Lukasiewycz
Department Informatik  >  Informatik 12  >  Personal  >  Martin Lukasiewycz

Dipl.-Inf. Martin Lukasiewycz

Address:
Department of Computer Science 12
(Hardware-Software-Co-Design)
University of Erlangen-Nuremberg
Am Weichselgarten 3, D-91058 Erlangen
Germany
Phone:
+49 9131 85-25161
Fax:
+49 9131 85-25149
Email:
martin.lukasiewycz@cs.fau.de

Curriculum Vitae

January 26, 1982 born in Prague, Czech Republic (former Czechoslovak Socialist Republic)
09/2006 Diploma degree in Computer Science, University of Erlangen-Nuremberg, Germany
11/2006 Researcher at the Department of Computer Science 12 (Hardware-Software-Co-Design), University of Erlangen-Nuremberg, Germany

Research Interests

  • Theory and Applications of Satisfiability Testing
  • Integer Linear Programs
  • Multiobjective Evolutionary Computation
  • Discrete Constrained Optimization
  • Network Design, Integration, and Optimization
  • Automotive Networks
  • Reliability and Robustness Analysis and Optimization
  • System-level Design Space Exploration for Embedded Systems
  • Programming Paradigms and Java (JSRs)

Publications

2009
18 M. Glaß, M. Lukasiewycz, J. Teich, U. Bordoloi and S. Chakraborty.
Designing Heterogeneous ECU Networks via Compact Architecture Encoding and Hybrid Timing Analysis.
To appear in Proceedings of the 2009 ACM/EDAC/IEEE Design Automation Conference (DAC 2009), San Francisco, CA, U.S.A., July 26-31, 2009. ©1
17 M. Glaß, M. Lukasiewycz, C. Haubelt and J. Teich.
Incorporating Graceful Degradation into Embedded System Design.
Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 320-323, IEEE Computer Society, Nice, France, April 20-24, 2009. ©1
16 M. Lukasiewycz, M. Streubühr, M. Glaß, C. Haubelt and J. Teich.
Combined System Synthesis and Communication Architecture Exploration for MPSoCs.
Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 472-477, IEEE Computer Society, Nice, France, April 20-24, 2009. ©1
2008
15 F. Reimann, M. Glaß, M. Lukasiewycz, J. Keinert, C. Haubelt and J. Teich.
Symbolic Voter Placement for Dependability-Aware System Synthesis.
In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 237-242, Atlanta, GA USA, October 19-24 2008. ©1
14 M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt and J. Teich.
Symbolic Reliability Analysis of Self-healing Networked Embedded Systems.
In Proceedings of the 27th International Conference on Computer Safety, Reliability and Security (SAFECOMP 2008), pp. 139-152, Newcastle upon Tyne, UK, September 22-25, 2008. ©1
13 M. Lukasiewycz, M. Glaß and J. Teich.
A Feasibility-preserving Crossover and Mutation Operator for Constrained Combinatorial Problems.
In Proceedings of the 10th International Conference on Parallel Problem Solving from Nature (PPSN 2008), pp. 919-928, Dortmund, Germany, September 13-17, 2008. ©1
12 M. Glaß, M. Lukasiewycz, R. Wanka, C. Haubelt and J. Teich.
Multi-Objective Routing and Topology Optimization in Networked Embedded Systems.
In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2008), pp. 74-81, Samos, Greece, July 21-24, 2008. ©1
11 M. Lukasiewycz, M. Glaß, C. Haubelt, J. Teich, R. Regler and B. Lang.
Concurrent Topology and Routing Optimization in Automotive Network Integration.
In Proceedings of the 2008 ACM/EDAC/IEEE Design Automation Conference (DAC 2008), pp. 626-629, Anaheim, CA, U.S.A., June 08-13, 2008. ©1
10 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich.
A Feasibility-preserving Local Search Operator for Constrained Discrete Optimization Problems.
In Proceedings of the 2008 IEEE Congress on Evolutionary Computation (CEC 2008), pp. 1968-1975, Hong Kong, China, June 01-06, 2008. ©1
9 M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt and J. Teich.
Symbolic Reliability Analysis and Optimization of ECU Networks.
Proceedings of Design, Automation and Test in Europe (DATE 2008), IEEE Computer Society, pp. 158-163, Munich, Germany, March 10-14, 2008. ©1
8 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich.
Efficient Symbolic Multi–Objective Design Space Exploration.
In Proceedings of the 13th Asia and South Pacific Design Automation Conference (ASP-DAC 2008), pp. 691-696, Seoul, Korea. ©1
2007
7 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich.
SAT-Decoding in Evolutionary Algorithms for Discrete Constrained Optimization Problems.
In Proceedings of the 2007 IEEE Congress on Evolutionary Computation (CEC 2007), Singapore, Singapore, pp. 935-942, September 25-28, 2007. ©1
6 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich.
Solving Multiobjective Pseudo-Boolean Problems.
In Proceedings of Tenth International Conference on Theory and Applications of Satisfiability Testing (SAT 2007), Lisbon, Portugal, pp. 56-69, May 28-31, 2007. ©1
5 M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt and J. Teich.
Reliability-Aware System Synthesis.
In Proceedings of Design, Automation and Test in Europe (DATE 2007), IEEE Computer Society, Nice, France, pp. 409-414, April 16-20, 2007. ©1
4 M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt and J. Teich.
Synthese zuverlässiger und flexibler Systeme.
In Proceedings of Zuverlässigkeit und Entwurf (ZuD 2007), Munich, Germany, pp. 141-148, March 26-28, 2007. ©1
3 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich.
Symbolic Archive Representation for a Fast Nondominance Test.
In Proceedings of the Fourth International Conference on Evolutionary Multi-Criterion Optimization (EMO 2007), Sendai, Japan, pp. 111-125, March 5-8, 2007. ©1
2006
2 M. Lukasiewycz.
Model-Based Embedded System Design.
In Proceedings of the 1st Chinese-German Summer School. Shanghai, China, pp. 511-518, September 18-28, 2006. ©1
1 T. Schlichter, M. Lukasiewycz, C. Haubelt and J. Teich.
Improving System Level Design Space Exploration by Incorporating SAT-Solvers into Multi-Objective Evolutionary Algorithms.
In Proceedings of IEEE Computer Society Annual Symposium on VLSI. Karlsruhe, Germany, pp. 309-314, March 2-3, 2006. ©1

Thesis

2006
2 M. Lukasiewycz.
Entwicklung und Bewertung eines SAT-Solver zur multikriteriellen Optimierung von Pseudo-Booleschen Funktionen.
Diploma thesis (Diplomarbeit), Department of Computer Science, University of Erlangen-Nuremberg, Germany, September 2006. ©1
2005
1 M. Lukasiewycz.
Untersuchung von kombinierten BDD- und SAT-basierten Verfahren zur Erzeugung gültiger Implementierungen bei der Systemsynthese.
Studienarbeit, Lehrstuhl Hardware-Software-Co-Design, Universität Erlangen-Nürnberg, Dezember 2005. ©1
  Impressum Stand: 20 December 2007.   M.L.