Dipl.-Inf. Martin Lukasiewycz

Address:

Phone:

Fax:

Email:

Curriculum Vitae

Research Interests

• Theory and Applications of Satisfiability Testing
• Integer Linear Programs
• Multiobjective Evolutionary Computation
• Discrete Constrained Optimization
• Network Design, Integration, and Optimization
• Automotive Networks
• Reliability and Robustness Analysis and Optimization
• System-level Design Space Exploration for Embedded Systems
• Programming Paradigms and Java (JSRs)

Publications

2012

27 P. Milbredt, M. Glaß, M. Lukasiewycz, A. Steininger and J. Teich. Designing FlexRay-based Automotive Architectures: A Holistic OEM Approach. To appear in Proceedings of Design, Automation and Test in Europe (DATE 2012), Dresden, Germany, March 12-16, 2012. ©1

2011

26 M. Lukasiewycz, M. Glaß, F. Reimann and J. Teich. Opt4J - A Modular Framework for Meta-heuristic Optimization. Proceedings of the Genetic and Evolutionary Computing Conference (GECCO 2011), pp. 1723-1730, Dublin, Ireland, Jul. 12-16, 2011. ©1

25 F. Reimann, M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. Symbolic System Synthesis in the Presence of Stringent Real-Time Constraints. Proceedings of the 48th Design Automation Conference (DAC 2011), pp. 393-398, San Diego, USA, Jun. 5-10, 2011. ©1

2010

24 M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt and J. Teich. Symbolic System Level Reliability Analysis. In Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 185-189, San Jose, USA, November 07-11, 2010. Tutorial Paper. ©1

23 M. Glaß, M. Lukasiewycz, C. Haubelt and J. Teich. Towards Scalable System-Level Reliability Analysis. In Proceedings of the 2010 ACM/EDAC/IEEE Design Automation Conference (DAC 2010), pp. 234-239, Anaheim, CA, U.S.A., June 13-18, 2010. ©1

22 M. Lukasiewycz, M. Glaß and J. Teich. Robust Design of Embedded Systems. In Proceedings of Design, Automation and Test in Europe (DATE 2010), pp. 1578-1583, Dresden, Germany, March 08-12, 2010. ©1

21 M. Glaß, M. Lukasiewycz, C. Haubelt and J. Teich. Lifetime Reliability Optimization for Embedded Systems: A System-Level Approach. Proceedings of IEEE International Workshop on Reliability Aware System Design and Test (RASDAT '10), pp. 17-22, Bangalore, India, January 07-08, 2010. ©1

2009

20 M. Lukasiewycz, M. Glaß and J. Teich. Exploiting Data-Redundancy in Reliability-Aware Networked Embedded System Design. In Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 229-238, Grenoble, France, October 11-16 2009. ©1

19 M. Lukasiewycz, M. Glaß, P. Milbredt and J. Teich. FlexRay Schedule Optimization of the Static Segment. In Proceedings of the 7th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 363-372, Grenoble, France, October 11-16 2009. ©1

18 M. Glaß, M. Lukasiewycz, J. Teich, U. Bordoloi and S. Chakraborty. Designing Heterogeneous ECU Networks via Compact Architecture Encoding and Hybrid Timing Analysis. In Proceedings of the 2009 ACM/EDAC/IEEE Design Automation Conference (DAC 2009), pp. 43-46, San Francisco, CA, U.S.A., July 26-31, 2009. ©1

17 M. Lukasiewycz, M. Streubühr, M. Glaß, C. Haubelt and J. Teich. Combined System Synthesis and Communication Architecture Exploration for MPSoCs. Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 472-477, IEEE Computer Society, Nice, France, April 20-24, 2009. ©1

16 M. Glaß, M. Lukasiewycz, C. Haubelt and J. Teich. Incorporating Graceful Degradation into Embedded System Design. Proceedings of Design, Automation and Test in Europe (DATE 2009), pp. 320-323, IEEE Computer Society, Nice, France, April 20-24, 2009. ©1

2008

15 F. Reimann, M. Glaß, M. Lukasiewycz, J. Keinert, C. Haubelt and J. Teich. Symbolic Voter Placement for Dependability-Aware System Synthesis. In Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 237-242, Atlanta, GA USA, October 19-24 2008. ©1

14 M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt and J. Teich. Symbolic Reliability Analysis of Self-healing Networked Embedded Systems. In Proceedings of the 27th International Conference on Computer Safety, Reliability and Security (SAFECOMP 2008), pp. 139-152, Newcastle upon Tyne, UK, September 22-25, 2008. ©1

13 M. Lukasiewycz, M. Glaß and J. Teich. A Feasibility-preserving Crossover and Mutation Operator for Constrained Combinatorial Problems. In Proceedings of the 10th International Conference on Parallel Problem Solving from Nature (PPSN 2008), pp. 919-928, Dortmund, Germany, September 13-17, 2008. ©1

12 M. Glaß, M. Lukasiewycz, R. Wanka, C. Haubelt and J. Teich. Multi-Objective Routing and Topology Optimization in Networked Embedded Systems. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2008), pp. 74-81, Samos, Greece, July 21-24, 2008. ©1

11 M. Lukasiewycz, M. Glaß, C. Haubelt, J. Teich, R. Regler and B. Lang. Concurrent Topology and Routing Optimization in Automotive Network Integration. In Proceedings of the 2008 ACM/EDAC/IEEE Design Automation Conference (DAC 2008), pp. 626-629, Anaheim, CA, U.S.A., June 08-13, 2008. ©1

10 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. A Feasibility-preserving Local Search Operator for Constrained Discrete Optimization Problems. In Proceedings of the 2008 IEEE Congress on Evolutionary Computation (CEC 2008), pp. 1968-1975, Hong Kong, China, June 01-06, 2008. ©1

9 M. Glaß, M. Lukasiewycz, F. Reimann, C. Haubelt and J. Teich. Symbolic Reliability Analysis and Optimization of ECU Networks. Proceedings of Design, Automation and Test in Europe (DATE 2008), IEEE Computer Society, pp. 158-163, Munich, Germany, March 10-14, 2008. ©1

8 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. Efficient Symbolic Multi–Objective Design Space Exploration. In Proceedings of the 13th Asia and South Pacific Design Automation Conference (ASP-DAC 2008), pp. 691-696, Seoul, Korea. ©1

2007

7 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. SAT-Decoding in Evolutionary Algorithms for Discrete Constrained Optimization Problems. In Proceedings of the 2007 IEEE Congress on Evolutionary Computation (CEC 2007), Singapore, Singapore, pp. 935-942, September 25-28, 2007. ©1

6 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. Solving Multiobjective Pseudo-Boolean Problems. In Proceedings of Tenth International Conference on Theory and Applications of Satisfiability Testing (SAT 2007), Lisbon, Portugal, pp. 56-69, May 28-31, 2007. ©1

5 M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt and J. Teich. Reliability-Aware System Synthesis. In Proceedings of Design, Automation and Test in Europe (DATE 2007), IEEE Computer Society, Nice, France, pp. 409-414, April 16-20, 2007. ©1

4 M. Glaß, M. Lukasiewycz, T. Streichert, C. Haubelt and J. Teich. Synthese zuverlässiger und flexibler Systeme. In Proceedings of Zuverlässigkeit und Entwurf (ZuD 2007), Munich, Germany, pp. 141-148, March 26-28, 2007. ©1

3 M. Lukasiewycz, M. Glaß, C. Haubelt and J. Teich. Symbolic Archive Representation for a Fast Nondominance Test. In Proceedings of the Fourth International Conference on Evolutionary Multi-Criterion Optimization (EMO 2007), Sendai, Japan, pp. 111-125, March 5-8, 2007. ©1

2006

2 M. Lukasiewycz. Model-Based Embedded System Design. In Proceedings of the 1st Chinese-German Summer School. Shanghai, China, pp. 511-518, September 18-28, 2006. ©1

1 T. Schlichter, M. Lukasiewycz, C. Haubelt and J. Teich. Improving System Level Design Space Exploration by Incorporating SAT-Solvers into Multi-Objective Evolutionary Algorithms. In Proceedings of IEEE Computer Society Annual Symposium on VLSI. Karlsruhe, Germany, pp. 309-314, March 2-3, 2006. ©1

Thesis

2006

2 M. Lukasiewycz. Entwicklung und Bewertung eines SAT-Solver zur multikriteriellen Optimierung von Pseudo-Booleschen Funktionen. Diploma thesis (Diplomarbeit), Department of Computer Science, University of Erlangen-Nuremberg, Germany, September 2006. ©1

2005

1 M. Lukasiewycz. Untersuchung von kombinierten BDD- und SAT-basierten Verfahren zur Erzeugung gültiger Implementierungen bei der Systemsynthese. Studienarbeit, Lehrstuhl Hardware-Software-Co-Design, Universität Erlangen-Nürnberg, Dezember 2005. ©1